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Nonlinearity in RF Receivers
• Nonlinear circuits, blockers cause cross-modulation distortion.
• This may cause interference at the desired signal frequency.
• In FDD UMTS, TX leakage and CW blocker dominate this effect. 
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3rd Order Distortion in Receivers
• Standard blocks + SAW-less → IM3 products overwhelm the 
desired signal.
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Feedforward IM3 Equalization [1] 
• Regenerate IM3 terms without desired signal.
• Equalize effective baseband transfer functions in two paths.
• General technique – not limited to FDD IM3 problem.
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Experimental Receiver Architecture
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Main Path: LNA and Balun
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Main Path: Mixer
• High IIP2 performance [2].
• Folded for 1.2V operation.
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Alternate Path: IM3 Term Generator
Requirements of IM3 Term Generator:
1. Negligible linear term feedthrough.
• Signal (IM3) to error ratio = IER
2. Alternate Path IER >> Main Path peak IER.
• Target: 7dB IER path excess.
• Target: 10dB IER generator excess.
Why?
1. Will avoid small signal gain reduction.
2. Minimizes requirements on Main Path 
blocks.
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IM3 Generator - 3rd Order Nonlinearity
• Desired IER > 30 dB.
• MOSFET = Weak 3rd
order nonlinearity.
• This design [3] does 
not meet specification.
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IM3 Generator - 2nd Order Nonlinearity
• MOSFET = Strong 2nd order nonlinearity.
• Break up cubing into a squaring and a multiplication.
• Add gain in between nonlinear operations.
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IM3 Generator - 2nd Order Nonlinearity
• Canonical MOS squaring circuit is used in this design.
• Dummy squaring circuit replicates CM signal.
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IM3 Gen. – Distributed Multiplication
• High gain can be applied to IM2 products                       
over low-bandwidth stages.
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IM3 Gen. – Distributed Multiplication
• Distributing the multiplication can result in error when an IM3
term contributor is a modulated signal.
• Error occurs at the points where symbols overlap. 
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LMS Adaptive Equalization: Introduction
• Time-varying FIR filter weights a reference signal and subtracts 
it from another signal.
• Filter taps are adjusted based on the instantaneous correlation
estimate between the equalizer output and the reference signal.
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LMS: Mismatch in I/Q Mismatch
I
Q
Path Complex DC Transfer Function
Main Path
Alternate Path
• Regular LMS can only perform rotation and scaling.
• Need another degree of freedom. 
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Enhanced LMS Adaptive Equalization
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• Permit independent taps from each alternate input to both I and
Q main paths.
• Each tap (register) can be considered a degree of freedom.
• Little additional hardware cost, as # of multipliers is the same.
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Enhanced LMS Adaptive Equalization
• Permit independent taps from each alternate input to both I and
Q main paths.
• Each tap (register) can be considered a degree of freedom.
• Little additional hardware cost, as # of multipliers is the same.
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Effect of DC Offset on Adaptive Equalizer
●
●
●
Out[n]
●
h[n]
●
• DC offset is a random variable.
• DC offset is uncorrelated with the 
path mismatch.
• Attempting to equalize both DC 
offset and path mismatch requires 
many taps.
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DC Offset and High-Pass Filters
• When the alternate path is turned on, the DC offset appears as 
a step response to the HPF.
• The resulting error transient delays equalizer convergence. 
• 10kHz HPF cutoff frequency → 40-60µs convergence time.
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DC Offset Trimming prior to HPF
• Removing DC offset in alternate path prior to adaptive equalizer 
power-up prevents the error transient.
• DC offset trimming circuit removes 70/256 LSB of offset in 4µs.
• DC offset trimming can be carried out off-line.
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Chip Die Photo
• 130nm RF CMOS process, fully ESD protected.
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Description of Experiment
• “Two-tone” test with QPSK modulated UMTS TX signal.
• Sweep TX/CW Blocker amplitude with/without correction.
• Fix ACW = ATX-8dB
• Worst case: fTX=1.98GHz, fCW=2.05GHz, fLO=2.12GHz.
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Measurement – Swept Blocker Amplitude
• Uncorrected IM3 error rises with slope of 3 as expected.
• Effective IIP3 is improved from -7.1dBm to +5.3dBm.
• Regular NLMS: IM3 is 4dB worse at -25dBm TX leakage.
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Measurement – Swept Blocker Amplitude
• Consider ωCW<ωTX. Also, fix ACW = ATX-5dB.
• Here, the IM3 product contains squared TX leakage.
• Distributed multiplication group delay effect is present here.
• Cases shown are more stringent than specification.
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Measurement – Swept LO Frequency
• The complete system was operated across the UMTS RX band.
• Performance is consistent at all frequencies.
• Effective IIP3 is boosted by about 12dB under correction.
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Measurement – Convergence
• Measured algorithm convergence time is about 10µs.
• Convergence without DC offset correction takes much longer.
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Performance Summary
3.82MHzDouble-Sided Signal Bandwidth
5.6mA (1.0V)Estimated Digital Alternate Path Current
6.7mA (1.2V)Analog Die Alternate Path Current
28mA (1.2V)Analog Die LNA+Main Path Current
1.2V/2.7VAnalog Die Supply Voltage
5.5dBComplete System NF
5.0dBAnalog Die LNA+Main Path NF
-19dBmICP1@1.98GHz
+5.3dBmEffective IIP3@1.98GHz/2.05GHz
-7.1dBmUncorrected IIP3 @1.98GHz/2.05GHz
+58dBmIIP2@1.98GHz
<-13dBReturn Loss (S11) 2.11GHz-2.17GHz
70dBComplete Main Path System Gain
31dBAnalog Die LNA+Main Path DC Gain
130nm CMOSTechnology Node
1.6mm × 1.5mmTotal Active Analog Die Area
ResultParameter Measured at fLO=2.1225GHz
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Conclusions
• Feedforward IM3 cancellation improves IIP3 
performance for a SAW-less UMTS receiver.
• Novel IM3 generation circuit was described and 
implemented to provide a suitable reference signal 
for equalization.
• Novel technique to overcome the limitation of the 
difference in IQ mismatches of the main and 
alternate paths is presented and successfully 
demonstrated.
• Techniques to deal with the interaction of DC offset 
with the adaptive equalization are also presented.
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Adaptive Equalizer Operation
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